Stable equilibrium study cascaded one bit sigma-delta modulator
نویسنده
چکیده
Stable equilibrium study cascaded one bit sigma-delta modulator In the paper defines a boundary of stability zone for sigma-delta modulator. The boundary depends from inner sigma-delta modulator coefficients. For designing purposes such result could use to find or compare some appropriate schemes with each other. It's proved some statements and showed that boundary could be found theoretically for any order of sigma-delta modulator, but practically till 5-th order. проблемой проектирования, связанной с принципиальной реализуемостью СДМ с
منابع مشابه
Cascaded Feedforward Sigma-delta Modulator for Wide Bandwidth Applications
A new sigma-delta modulator architecture for wide bandwidth application called cascaded feedforward sigma-delta modulator is proposed in this paper. This sigma-delta modulator is similar to the conventional feedforward summation sigma-delta modulator. The conventional feedforward summation sigma-delta modulator uses multi-bit feedback and therefore a multi-bit digital-to-analog converter (DAC) ...
متن کاملA Multi-Mode Sigma-Delta ADC for GSM/WCDMA/WLAN Applications
The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have motivated the development of new generation multi-standard wireless transceivers. In multistandard design, sigma-delta based ADC is one of the most popular choices. To this end, in this paper we present cascaded 2-2-2 reconfigurable sigma-delta modulator that can handle GSM, ...
متن کاملNovel Wideband Cascaded Sigma-Delta Modulator with Digital on-Line Calibration
This work presents a novel noise-shaping cascaded sigma-delta modulator that incorporates two stages. The first stage is realized by low-order single bit architecture, while the second stage is realized by a high-order feed-forward multi-bit architecture. Moreover, the error cancellation schemes can be added in the digital circuit part to cancel the coarse quantization errors and thus effective...
متن کاملA 13-Bit, 1.4-MS/s Sigma–Delta Modulator for RF Baseband Channel Applications
A 13-bit, 1.4-MS/s, sixth-order cascaded sigma–delta modulator oversampling at 16 X is implemented in a 0.72 m complementary metal–oxide–semiconductor process for use in the baseband path of a radio-frequency receiver. The modulator achieves 77 dB of dynamic range and dissipates 81 mW from a 3.3 V supply. It is characterized for the blocking and intermodulation requirements of a cordless teleph...
متن کاملDecrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- CoRR
دوره abs/1306.1702 شماره
صفحات -
تاریخ انتشار 2013